Decimal floating-point support on the IBM System z10 processor

نویسندگان

  • Eric M. Schwarz
  • John S. Kapernick
  • Michael F. Cowlishaw
چکیده

The latest IBM zSeriest processor, the IBM System z10e processor, provides hardware support for the decimal floating-point (DFP) facility that was introduced on the IBM System z9t processor. The z9t processor implements the facility with a mixture of low-level software and hardware assists. Recently, the IBM POWER6e processor-based System pe 570 server introduced a hardware implementation of the DFP facility. The latest zSeries processor includes a decimal floating-point unit based on the POWER6 processor DFP unit that has been enhanced to also support the traditional zSeries decimal fixed-point instruction set. This paper explains the hardware implementation to support both decimal fixed point and DFP and the new software support for the DFP facility, including IBM z/OSt, Javae JIT, and C/Cþþ compilers, as well as support in IBM DB2t and middleware.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

IBM POWER6 accelerators: VMX and DFU

accelerators: VMX and DFU L. Eisen J. W. Ward III H.-W. Tast N. Mäding J. Leenstra S. M. Mueller C. Jacobi J. Preiss E. M. Schwarz S. R. Carlough The IBM POWER6e microprocessor core includes two accelerators for increasing performance of specific workloads. The vector multimedia extension (VMX) provides a vector acceleration of graphic and scientific workloads. It provides single instructions t...

متن کامل

Decimal floating-point in z9: An implementation and testing perspective

Although decimal arithmetic is widely used in commercial and financial applications, the related computations are handled in software. As a result, applications that use decimal data may experience performance degradations. Use of the newly defined decimal floating-point (DFP) format instead of binary floatingpoint is expected to significantly improve the performance of such applications. Syste...

متن کامل

IBM POWER6 microarchitecture

microarchitecture H. Q. Le W. J. Starke J. S. Fields F. P. O’Connell D. Q. Nguyen B. J. Ronchetti W. M. Sauer E. M. Schwarz M. T. Vaden This paper describes the implementation of the IBM POWER6e microprocessor, a two-way simultaneous multithreaded (SMT) dual-core chip whose key features include binary compatibility with IBM POWER5e microprocessor-based systems; increased functional capabilities...

متن کامل

IBM System z10 processor cache subsystem microarchitecture

With the introduction of the high-frequency IBM System z10e processor design, a new, robust cache hierarchy was needed to enable up to 80 of these processors aggregated into a tightly coupled symmetric multiprocessor (SMP) system to reach their performance potential. Typically, each time the processor frequency increases by a significant factor, as did the z10e processor over the predecessor IB...

متن کامل

IEEE 754-2008 Decimal Floating-Point for Intel

A brief description is provided of the decimal floating-point support available for Intel® Architecture processors, compliant with the IEEE Standard 754-2008 for Floating-Point Arithmetic [1]. Some performance results are included.

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • IBM Journal of Research and Development

دوره 53  شماره 

صفحات  -

تاریخ انتشار 2009